



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology



Product Summary

BVDSS	RDSON(Typ.)	ID
60V	38mΩ	5A
-60V	80mΩ	-3.8A

Description

The FKS6903 is the high performance complementary N-ch and P-ch MOSFETs with high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The FKS6903 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

SOP8 Pin Configuration

Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Channel	P-Channel	
V_{DS}	Drain-Source Voltage	60	-60	V
V_{GS}	Gate-Source Voltage	±20	±20	V
$I_D@T_A=25^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	5	-3.8	A
$I_D@T_A=70^{\circ}C$	Continuous Drain Current, $V_{GS} @ 10V^1$	4	-3.2	A
I_{DM}	Pulsed Drain Current ²	20	-14	A
EAS	Single Pulse Avalanche Energy ³	22	28.8	mJ
I_{AS}	Avalanche Current	21	-24	A
$P_D@T_A=25^{\circ}C$	Total Power Dissipation ⁴	2	2	W
T_{STG}	Storage Temperature Range	-55 to 150	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
	Thermal Resistance Junction-Ambient ¹ (t≤10sec)	---	62.5	°C/W

N-Channel Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=5A$	---	38	52	m Ω
		$V_{GS}=4.5V, I_D=4A$	---	55	75	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.0	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=48V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=48V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=5V, I_D=4A$	---	28	---	S
Q_g	Total Gate Charge (4.5V)	$V_{DS}=48V, V_{GS}=4.5V, I_D=4A$	---	19	---	nC
Q_{gs}	Gate-Source Charge		---	2.6	---	
Q_{gd}	Gate-Drain Charge		---	4.1	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=30V, V_{GS}=10V, R_G=3.3\Omega, I_D=4A$	---	3	---	ns
T_r	Rise Time		---	34	---	
$T_{d(off)}$	Turn-Off Delay Time		---	23	---	
T_f	Fall Time		---	6	---	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	1027	---	μF
C_{oss}	Output Capacitance		---	65	---	
C_{rss}	Reverse Transfer Capacitance		---	46	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V$, Force Current	---	---	2.5	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1\text{mH}, I_{AS}=21A$
- 4.The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-60	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10V, I_D=-3.5A$	---	80	100	m Ω
		$V_{GS}=-4.5V, I_D=-3.1A$	---	100	105	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.0	---	-2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-48V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=-48V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=-5V, I_D=-3A$	---	8.5	---	S
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-48V, V_{GS}=-4.5V, I_D=-3A$	---	12.1	---	nC
Q_{gs}	Gate-Source Charge		---	2.2	---	
Q_{gd}	Gate-Drain Charge		---	6.3	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-1A$	---	9.2	---	ns
T_r	Rise Time		---	20.1	---	
$T_{d(off)}$	Turn-Off Delay Time		---	46.7	---	
T_f	Fall Time		---	9.4	---	
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1\text{MHz}$	---	1137	---	μF
C_{oss}	Output Capacitance		---	76	---	
C_{rss}	Reverse Transfer Capacitance		---	50	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V$, Force Current	---	---	-2.5	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=-1A, T_J=25^\circ\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-24A$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized R_{DSON} vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform

P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform